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Abstract
In the present paper, the structural and electrical performances of microcrystalline silicon (lc-Si:H) single junction solar cells co-
deposited on a series of substrates having diﬀerent surface morphologies varying from V-shaped to U-shaped valleys, are analyzed.
Transmission electron microscopy (TEM) is used to quantify the density of cracks within the cells deposited on the various substrates.
Standard 1 sun, variable illumination measurements (VIM) and Dark J(V) measurements are performed to evaluate the electrical per-
formances of the devices. A marked increase of the reverse saturation current density (J0) is observed for increasing crack densities. By
introducing a novel equivalent circuit taking into account such cracks as non-linear shunts, the authors are able to relate the magnitude
of the decrease of Voc and FF to the increasing density of cracks.
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1. Introduction
Thin ﬁlm microcrystalline silicon (lc-Si:H) is a promis-
ing material for large-area thin ﬁlm solar cells. Single junc-
tion lc-Si:H cells already reached eﬃciency in the order of
10% [1–3]. Moreover, it can be combined with amorphous
silicon to form tandem (micromorph) cells that reach initial
eﬃciencies up to 13–14.5% [4,5]. It is already well known
that the substrate morphology strongly inﬂuences the
growth and performances of lc-Si:H solar cells: a rougher
substrate generally allows for enhanced light scattering
within the device and thus, for a gain in photocurrent;
however, open-circuit voltage (Voc) and ﬁll factor (FF)
are usually both reduced [6,7]. The microscopic origin for
this eﬀect has so far not been fully clariﬁed. This eﬀect is
particularly pronounced when using glass substrates with
a ZnO layer deposited by low-pressure chemical vapor
deposition (LP-CVD). Such substrates have deep valleys
with sharp angles (pinches). However, when LP-CVD
ZnO substrates are subject to a plasma treatment in order
to obtain a surface morphology without pinches, the values
of Voc and FF can again be markedly increased [8]. In this
study, we look at a series of cells co-deposited on LP-CVD
ZnO substrates treated during varying times, transforming
the substrate’s morphology from V-shape (initial) to U-
shape (long treatment time). TEM observations indicate
that the cells deposited on U-shape substrates have less
cracks than on V-shape substrates. A good correlation
can be established between the presence of cracks and poor
solar cell performances (low Voc and FF). Finally, by intro-
ducing a new equivalent electrical circuit, where an addi-
tional parallel diode renders the eﬀect of cracks, we are
able to take into account properly the eﬀect of cracks on
the J(V) characteristics of lc-Si:H single junction solar
cells.
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2. Experimental procedures
The substrates were prepared by depositing a 5 lm thick
LP-CVD-ZnO layer, from a vapor–gas mixture of water,
diethyl-zinc and diborane, on AF45 glass substrates from
Schott. The surface morphology was subsequently modi-
ﬁed by applying a plasma treatment on the ZnO layers
(see Fig. 1) [8]. This treatment allows for morphology mod-
iﬁcations ranging from V-shape (initial) morphology to
U-shape one (with treatment). For longer treatment time,
LP-CVD-ZnO becomes almost ﬂat with decreasing light
scattering capabilities. p–i–n lc-Si:H single junction solar
cells were co-deposited on these substrates in a small area
plasma-enhanced chemical vapor deposition (PECVD)
reactor, working at very-high excitation frequency (VHF)
[8]. The thickness of the lc-Si:H intrinsic layer is approxi-
mately 1.8 lm.
Standard J(V) curves are measured under WACOM
solar simulator, and variable illumination measurements
(VIM) are performed on the same set-up by using metallic
mesh grey ﬁlters. Dark J(V) curves are measured with volt-
ages comprised between 1 and 1 V at 25 C. Finally, the
cells are prepared for TEM cross-sectional examination
by using the tripod method [9]. TEM bright-ﬁeld med-
ium-resolution, micrographs are obtained with a Philips
CM200 microscope operated at 200 kV. The estimation
of number of cracks has been done by averaging over a
cross section length of 20 lm, which is considered to be
representative of the whole sample.
3. Model and simulation procedure
In 1998, Merten et al. [10] proposed an equivalent elec-
trical circuit for amorphous silicon solar cells modiﬁed to
take into account the recombination current within the i-
layer. The circuit is composed as usual of a diode, a photo-
generation source, a series resistance and a shunt resis-
tance. To this a recombination current sink is added. The
recombination current represents losses due to defects
(recombination centers) in the bulk material, whereas, the
series resistance accounts for contact resistance and the
shunt resistance describe linear leakage current, such as cell
patterning shunts at the edges or pinholes within the i-
layer. The J(V) curve of the a-Si:H pin solar cell can then
be expressed as the sum of the diﬀerent contributions (prin-
ciple of superposition). At ﬁrst sight, cracks can be thought
of being some kind of linear shunts between the front and
back contact. By using the equivalent circuit of Merten
et al., one can quantify the loss in FF due to the respective
increased recombination losses (decrease in Vcoll) and
decreasing shunt resistance Rsh; this approach was studied
in [11]. However, when applying this approach to analyze
the data of our VIM-measurements, the loss in FF
observed for cells with a high crack density is much greater
than the loss that would be predicted due to the measured
decrease of Rsh and of Vcoll.
In our new equivalent circuit for lc-Si:H solar cells (see
right part of Fig. 2), the eﬀect of cracks in the material is
taken into account by adding a second parallel diode to
Fig. 1. Up: SEM micrographs of ZnO surface. Down: bright ﬁeld TEM cross-section micrographs of lc-Si:H pin on substrates treated with increasing
plasma treatment time (left 0 min/middle 40 min/right 80 min). For 40 min of treatment, the cracks do not cross completely through the p–i–n device
(compare with sample t = 0 min), but only begin after the ﬁrst third of the i-layer.
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the equivalent electrical circuit (see left part of Fig. 2). The
J(V) curve of the lc-Si:H pin solar cell is then expressed by:
J totðV Þ ¼ Jdiode 1 þ Jdiode 2 þ J rec þ J sh  JL












þ JL  uðV
0Þ  d2i
ðlsÞeff  ðV bi  V 0Þ
 JL; ð1Þ
V 0 ¼ V  J tot  Rs; ð2Þ
with V the voltage, n1 and n2 the ideality factors, Vbi the
built-in voltage, (ls)eﬀ the eﬀective mobility-lifetime prod-
uct, di the thickness of intrinsic layer, u(V) the electric ﬁeld
deformation factor, considered constant, Rp the parallel
resistance, Rs the series resistance and JL the photogenerat-
ed current density.
Jdiode_1 corresponds to the dark current of the reference
cell and all values are ﬁxed with a good solar cell (without
cracks). Jdiode_2 corresponds to the dark current arising
from cracks in the solar cell (bad material). The value of
n2 is ﬁxed equal to 2 in order to represent a recombina-
tion-limited device. J02 is, thus, the model parameter,
which will depend on the density of cracks in the i-layer.
Jrec can be rewritten as
J rec ¼ JL  uðV
0Þ  d2i
ðlsÞeff  ðV bi  V 0Þ
¼ JL  V
2
bi
V coll  ðV bi  V 0Þ ; ð3Þ





the collection voltage (obtained by
VIM measurements).
A simulation program (developed with LabView) allows
ﬁtting dark and illuminated J(V) curves based on Eq. (1).
The parameters that can be ﬁtted by simulation are: Rp,
Rs, n1, n2, J01, J02, Jsc and Vcoll. The procedure employed
to obtain the characteristics of the shunt diode was as fol-
lows: ﬁrst, the parameters (Rp, n1, J01) of an ‘ideal’ lc-Si:H
diode were obtained by measuring and ﬁtting the dark J(V)
curve of a good reference cell (deposited on the almost ﬂat,
treated ZnO), without any shunt diode. Then, the Vcoll
value of the ‘ideal’ cell is obtained from VIM measure-
ments by taking the slope between (0;0) and (1/Jsc;Rsc) at
1 sun. The values of these parameters were then ﬁxed in
the simulation software. Finally, the standard J(V) curves
at 1 sun for all other cells were ﬁtted with n2 ﬁxed at 2
(value for recombination-limited diode) and the other
parameters (Rs, J02, Jsc) were obtained with the 2 diode
simulation (see Fig. 2).
4. Results
In the previous study of Bailat et al. [8], a relationship
between the electrical parameters (Voc and FF) and ZnO
surface time treatment was established. The Voc, FF and
eﬃciency values all increased as a function of treatment
time. Here, the magnitude of the device’s electrical perfor-
mances amelioration is explained by considering cracks as
diode-like shunts in the equivalent electrical circuit of the
solar cells. As seen in Fig. 3, the 1 sun J(V) curves are very
well ﬁtted by the simulation program by using the ﬁxed
parameters obtained with the reference cell (diode1) and
by adjusting only the value of J02 for the second diode.
Fig. 4 shows how the increasing crack density within the
i-layer leads to an increasing value of J02. The 2 points
close to the origin are measured for very good solar cells:
cracks have almost disappeared from the i-layer. The larg-
est value of J02 is measured in the device on untreated ZnO,
in which cracks cross through the whole i-layer. Finally,
the intermediate point is observed for a device in which
cracks extend only up to one third of the i-layer thickness.
If we consider that J02 = n  Icrack with n the density of
cracks per cm2 and Icrack the inverse current of an individ-
ual crack, then from the slope of the linear ﬁt of the data in





























Fig. 3. Experimental illuminated J(V) curves (1 sun) for each treatment
(each one is shifted by 10 mA). Excellent ﬁts are obtained with the 2-diode
model (black dots) varying only J02.
Fig. 2. Left: sketch of silicon growth on rough ZnO: cracks are located above the valleys between the substrate’s pyramids. Right: corresponding
equivalent electrical circuit for lc-Si:H solar cells. Rdiode is a non-linear resistance related to cracks and form by diode2.
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Fig. 4, we obtain that the inverse current for each crack is
between 1013 and 5  1012 mA, depending on the length
of the cracks relative to the i-layer thickness. These values
are consistent with ZnO grain size in the range of 1 lm.
Fig. 5 gives the variation of electrical parameters in
function of the estimated density of cracks. High values
of Voc and FF are related to a low density of cracks in
the i-layer of the solar cells.
5. Discussion
The present paper illustrates the negative eﬀect of the
occurrence of cracks in lc-Si:H pin single junction solar
cells on the electrical performance of the devices. In partic-
ular, Voc and FF values decrease with increasing crack den-
sities. The eﬀect of the substrate’s surface geometry on the
occurrence of cracks is related to the occurrence of pinches
on the substrate; these can be avoided by the modiﬁcation
of the substrate’s geometry from V-shape to U-shape.
Here, the modelization of the cracks on the solar cell
J(V) curves by a resistor-like element in the equivalent cir-
cuit does not allow one to ﬁt the observed decrease in Voc
and FF. One needs to add a second parallel diode to the
usual equivalent electrical circuit. In this work, the un-
shunted part of the device is considered as a ‘good’ diode
(diode 1: n1 = 1.45, J01 = 1.1  108 mA/cm2) whereas
the cracks are modelized by a ‘bad’ diode (diode 2:
n2 = 2, J02 = n  Jcrack). With this novel equivalent circuit,
we are able to ﬁt very well the experimental ‘1 sun’ and
dark J(V) curves. Furthermore, the relationship between
J02 and the estimated density of cracks seems to depend
on whether or not the cracks cross through the whole
device thickness. Cracks that cross all layers (p–i–n) seem
to be more destructive (Icrack = 5  1012 mA) than cracks
that end within the i-layer (Icrack = 10
13 mA). Therefore,
further work has to done in order to identify more precisely
the nature and the type of cracks existing in lc-Si:H solar
cells deposited on rough substrates. Also, the role of the
opening angle of the substrate structure [6] and of the
radius of curvature of the pinches [2,8] on the creation or
suppression of cracks have to be understood more in detail.
6. Conclusions
In this paper, the origin and the eﬀect of cracks in thin
ﬁlm microcrystalline solar cells is studied. With TEM
observations, we show that a V-shaped substrate morphol-
ogy results in a large density of cracks crossing the whole
pin solar cell, whereas U-shaped substrates lead to the
growth of dense lc-Si:H. Characterization of the electrical
performance of these devices by VIM and dark J(V) mea-
surements indicates that cracks do not act simply as resis-
tive-like shunts in lc-Si:H devices. We have to modelize
the cracks as diode-like shunts in the equivalent circuit of
the device in order to be able to ﬁt our experimental data.
It seems that FF and Voc losses induced by cracks depend
on the length and origin of the latter. For our ZnO grain
size, when cracks cross the whole pin device, their individ-
ual reverse saturation current is about 5  1012 mA
whereas if the crack is not completely crossing the device,
it is about 1013 mA. Even if this observation needs further
conﬁrmation, our study demonstrates that growth of
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Fig. 4. Relationship between the value of J02 and the crack surface
density, estimated by TEM micrographs, in co-deposited lc-Si:H cells on
varying substrates. Low J02 and low crack density is observed in ‘good’
solar cells. The point marked with the symbol # corresponds to a device
where the cracks do not cross the whole pin structure, whereas the highest
J02 value is observed for the device deposited on untreated ZnO and
exhibits cracks running all the way through the device.
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Fig. 5. Improvement of Voc and FF with a decrease in the crack density; the latter having been evaluated from TEM micrographs.
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dense, crack-less lc-Si:H devices permits an improvement
of the resulting solar cell electrical characteristics.
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